BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//YourOrganization//EventDownload//DE
CALSCALE:GREGORIAN
METHOD:PUBLISH
BEGIN:VEVENT
UID:6a1a1d1d5e307@www.leap-up.com
DTSTAMP:20260530T011125Z
DTSTART:20200701T150000
DTEND:20200701T160000
SUMMARY:Intelligent IP for automated A/MS IC design and technology porting
DESCRIPTION:Learn how our solution on analog automation can support your IC design flow to meet&nbsp\;tapeouts in time. Whether your design phase should be accelerated\, design migration eased\, or your custom problem be automated&ndash\;with intelligent IPs\, Fraunhofer IIS/EAS offers an applied solution for a new era of analog integrated circuit design.\nAnmeldung
END:VEVENT
END:VCALENDAR